PATENT APPLICATION

ATTORNEY DOCKET NO. 200209635-1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Invent r(s):

Norbert R. SEIFERT et al.

Confirmation N .:

Application No.: Unassigned

Examiner:

Filing Date:

Herewith

Group Art Unit:

Title:

METHOD AND APPARATUS FOR REDUCING SOFT ERRORS

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is submitted:

(X) under 37 CFR 1.97(b), or (Within three months of filing national application; or date of entry of national application; or before mailing date of first office action on the merits; whichever occurs last)

() under 37 CFR 1.97(c) together with either a:

() Statement under 37 CFR 1.97(e), or

() a \$180.00 fee under 37 CFR 1.17(p), or

(After the CFR 1.97 (b) time period, but before final action or notice of allowance, whichever occurs first)

() under 37 CFR 1.97 (d) together with a:

() Statement under 37 CFR 1.97(e)(1) or (2), and

() a \$180.00 fee set forth in 37 CFR 1.17(p).

(Filed after final action, a notice of allowance, on or before payment of the issue fee)

Please charge to Deposit Account **08-2025** the sum of \$0.00 . At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **08-2025** pursuant to 37 CFR 1.25.

- (X) Applicant(s) submit herewith Form PTO 1449 Information Disclosure Statement together with any required copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe(s) may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 CFR 1.56.
- () A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO Form 1449, as presently understood by the individuals(s) designated in 37 CFR 1.56 (c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

It is requested that the information disclosed herein be made of record in this application.

"Express Mail" label no. EV303486474US

Date of Deposit 12/22/2003

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, Alexandria, VA 22313-1450.

Ву

Typed Name: Colleen F. Brown

Respectfully submitted,

Norbert B. SEIFERT et al.

onathan M. Harris

Attorney/Agent for Applicant(s)

Reg. No. 44,144

Date: 12/22/2003

Telephone No.: (713) 238-8045

PATENT APPLICATION

Sheet 1 of 1

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)					ATTY. DOCKET NO.		APPLICATION NO	CONFIRMAT	ON NO
					200209635-1				
					APPLICANT				
					Norbert R. SEIFERT et al. FILING DATE GROUP				
					Herewith		GNOOF		
REFERENC	E DESIGNA	TION	U.S. PA	ATFN1	DOCUMENTS				
XAMINER		DOCUMENT PUBLICATION				т	Pages Column	se Lines Where	
INITIAL	NUMI		DATE		NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appear		ear
1,	A								
11	В								
10	С								
11	D								
11	E								
11	F								
10	G								
11	Н								
11	ı								
1,	J								
11	κ								
1	DOCUM		PUBLICATION DATE	N.A	AME OF PATENTEE OR APPLICANT		Pages/Columns/Lin evant Passages/Fig		Check Translati attache
11	<u>L</u> М					 			
1						_			<u> </u>
1:		<u>-</u>							
11						+			<u> </u>
	<u> </u>	R REFE	RENCES (includir	ng Aut	thor, Title, Date, P	Pertine	ent Pages, etc.)	<u> </u>	<u> </u>
	R. Ramanarayanan et al., "Analysis of Soft Error Rate in Flip-Flops and Scannable Latches," Microsystems Design Laboratory, 4 pp.								
	1R K. Mohanram et al. "Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits," University of Texas at Austin, 9 pp.								.,,
	15								
EXAMINER					DATE CONSIDERED				

Rev 10/03 (PTO1449)